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Abstract—Integrated humidity sensors, especially the 
capacitive type, are increasingly used for implanted electronic 
devices for assessing the hermeticity of implant packages and 
monitoring the in-package environment in which delicate 
electronics are operating. We have developed a simple 
capacitance-to-digits readout circuit for a capacitive humidity 
sensor that is used for monitoring the in-package humidity of 
ultra-small medical implants. The proposed readout circuit 
provides a larger dynamic range than conventional capacitance 
readout circuits by removing the parasitic capacitance from the 
measured capacitive input. Its simple circuit structure and low-
power consumption make it suitable for implant applications.  
Keywords— Humdity sensor, implant package, capacitance-to-
time converter, capacitance-to-digits readout circuit, hermeticity. 
I. INTRODUCTION  
Last decade has witnessed the rapid advance of active 
implanted devices for treating various disabling conditions 
which cannot be effectively addressed by conventional drugs or 
surgeries. For example, spinal cord stimulator implants are used 
for restoring lower limb and upper limb functions [1]; deep 
brain stimulators are applied for treating Parkinson [2] and 
epilepsy [3]; implant systems with intra-cortical recording are 
now used to drive neuroprosthetic arms or help individuals to 
communicate with the outside world [4]. In contrast to standard 
consumer electronics, active implanted devices are surrounded 
by body fluid for many years. If the moisture penetrates an 
implant package and the humidity inside the implant package 
starts to build up, the implant may stop working and it may 
cause detrimental effect to the neural system. For example, 
condensation may bridge unintended circuit paths, causing 
short circuit [5] and toxic metal ions, such as Cu+, may be 
released to the neural system during the corrosion process [6]. 
This is why active implanted devices are designed to last longer 
than their intended operational time or they should outlast the 
lifetime expectancy of the patient. 
Conventional implant packages, such as ceramic package 
and wielded metal packages using titanium alloy [7], have a 
proven track record in hermetically seal electronics for many 
years and they have been used in commercial implants, such as 
pacemakers and cochlear implants. The hermeticity of such 
packages is usually tested by a method called gas leak test in 
which the implant package under test is filled with inertial gas, 
such as helium. If the implant package is not hermetical, it will 
leave a fine trace of helium which can then be detected by 
sensors outside the implant package. However, the gas leak test 
only works for those implants with an inner cavity bigger than 
50 mm3 [8]. There is currently a great drive to push individual 
implanted devices to the millimeter scale so they can form an 
intra-body network [9] or can be distributed as dusts for 
electrophysiological neural recording [10]. However, such 
ultra-small implanted devices with inner cavities of a few mm3 
or even sub-mm3 mean that the conventional packaging 
methods will either not work or become too hard to validate. 
Recently it becomes increasingly popular to use humidity 
sensors to directly assess the in-package humidity, especially 
by using integrated humidity sensors [11] as they can be 
integrated with the rest of implant circuits and bear little 
overhead to the entire implant size.  
Typical integrated humidity sensors are either capacitive or 
resistive. The former is more popular as it tends to consume less 
power than the resistive type. Integrated capacitive-type 
humidity sensors can be implemented by either compatible 
processes [12] or incompatible processes to standard CMOS 
[13]. The latter usually offers higher sensitivity to humidity 
variation at the expense of additional fabrication steps.  
II. READOUT CIRCUITS FOR INTEGRATED CAPACTIVE 
HUMIDITY SENSORS  
A. Challenges 
Fig. 1a shows a typical capacitive relative humidity (RH) 
sensor implemented on a Si substrate using interdigitated 
electrodes covered by a hydrophilic layer. The main sensing 
capacitance is formed between the interdigitated electrodes, 
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Fig. 1 A capacitive humidity sensor implemented on a Si substrate: (a) the 






Electrode 1 and Electrode 2. Since the permittivity of the 
hydrophilic layer varies with the RH, the sensing capacitance is 
a function of RH. Fig. 1b shows the simplified circuit model for 
the on-chip capacitive RH sensor. CRH is the sensing capacitor 
whose capacitance is sensitive to humidity while Cpar1 and Cpar2, 
are the parasitic capacitance associated with the two terminals 
of CRH. Cpar1 and Cpar2 are lumped parasitic capacitance coming 
from the substrate, input of the readout circuit and nearby 
circuits. If CRH is probed directly by off-chip apparatus, 
capacitance from the IO pads and measurement probes will also 
be added to Cpar1 and Cpar2. Since CRH, Cpar1 and Cpar2 are all 
strongly dependent on the sensor area on the horizontal plane, 
their values are often comparable. Since Cpar1 and Cpar2 are 
physically further away from the hydrophilic layer than CRH, 
they are less sensitive to the humidity variation. Thus, the 
presence of parasitic capacitance reduces the sensitivity of the 
humidity sensor to the RH and adds a large common-mode 
signal which limits the dynamic range of the RH sensor, as 
illustrated in Fig. 2.  
B. Existing readout circuits to capacitive sensors  
The readout circuits to capacitive RH sensors can be 
classified as capacitance-to-voltage (C2V) [14], capacitance-
to-frequency (C2F) [15] and capacitance-to-time (C2T) 
transducers [16], all of which are based on charging and 
discharging CRH. To reject the large common-mode signal (see 
Fig. 2), differential sensing which measures the CRH against a 
reference capacitance, CREF, is popular. CREF is typically having 
the same physical pattern as CRH, but is isolated from the humid 
environment. Hence CREF is more or less constant at different 
RHs. However, CREF leads to complex manufacturing process 
as it needs to be isolated from the humid sensor and increases 
the size of the entire sensor.  
C. Proposed readout circuit for parasitics cancellation 
The C2V and C2F tend to offer faster measurement speed 
than C2T. However, the humidity inside an implant package is 
unlikely to change significantly in hours, or even in days. 
Therefore we have chosen C2T for measuring capacitive RH 
sensors, trading the measurement time for accuracy. Another 
advantage of the C2T transducer is its simplicity in converting 
analog signals to digital signals. For example, the capacitance-
to-digits information can be obtained by counting the number 
of clock cycles within the counting period. For counting 
purpose, a reliable and accurate clock signal which itself is 
stable over various temperature and humidity conditions is 
needed.  
Fig. 3 shows the operating principle of the proposed readout 
circuit based on the C2T principle. There are five switches 
S0~S4 in the circuit to control the charging and discharging for 
CRH, Cpar1 and Cpar2. Its operation consists of four main phases.  
Phase 1 (Reset phase): S0 is off while S1 - S4 are on. Residual 
charge on all capacitors is removed. 
Phase 2 (Pre-charge phase): S0 - S2 are on while S3 and S4 are 
off. Cpar1 and Cpas2 are charged until VX and VY in Fig. 3 reaches 
a pre-defined voltage level, VREF. All switches are designed to 
have very small ON resistance. Hence, the voltage across the 
switches is negligible.  
Phase 3 (Parasitic elimination phase): S0, S1, S2 and S3 are off 
while S4 is on. Cpar2 is discharged. At the end of this phase, VY 
returns to 0 and the charge which was on Cpar1 from the pre-





The net charge at the Node X at the end of the Phase 3 is  
 𝑄𝑃ℎ𝑎𝑠𝑒3 = 𝐶𝑝𝑎𝑟1𝑉𝑅𝐸𝐹 (2) 
Phase 4 (Measurement phase): S0, S1 and S4 are on while S2 and 
S3 are off. Icharge continues to charge Cpar1 and CRH until VX 
comes back to VREF. The net charge at the Node X at the end of 
the Phase 4 is 
 𝑄𝑃ℎ𝑎𝑠𝑒4 = (𝐶𝑝𝑎𝑟1 + 𝐶𝑅𝐻)𝑉𝑅𝐸𝐹  (3) 








Hence if VREF and Icharge are predetermined, tmeas will be linearly 
proportional to CRH, independent of Cpar1 and Cpar2. If tmeas is 
measured by a counter against a known frequency, fREF, the 
number of counts, N, bears the relative humidity information. 
 𝑁 = 𝑡𝑚𝑒𝑎𝑠𝑓𝑅𝐸𝐹 (5) 
III. CIRCUIT DESIGN 
We are interested in designing a readout circuit which can 
detect small capacitance change of integrated capacitive 
humidity sensor and provide reasonably good resolution, i.e., 
in 1%RH. For example, we have designed an integrated 
CMOS-compatible humidity sensor in [11], its capacitance can 
be modelled as 
 𝐶𝑅𝐻 = 𝐶0(1 + 𝛼 ∙ ∆𝑅𝐻) (6) 
where C0=21.54pF is the sensor capacitance at 0%RH and α= 
0.04% is the normalized sensitivity per 1%RH. Cpar1 and Cpar2 
have been modelled in COMSOL Multiphysics and are 
17.09pF each. The sensor was implemented using the top metal 
layer of XFAB’s XC06 process and measured 2x2 mm2. 
Assuming the sensor capacitance is linear to relative humidity, 
to achieve 1% resolution in measuring RH, the following 
condition needs to be met 












Desirable RH sensor performance
















































 (a) (b) 
Fig. 3 The proposed readout circuit: (a) the circuit diagram; (b) control signals 
and expected voltage waveforms at key nodes.  
 
where N100%RH and N0%RH are the counter output at RH=100% 
and RH=0%, respectively. 




𝑓𝑅𝐸𝐹 ≥ 100 (8) 
By having a large VREF, Icharge can be kept small, leading to low 
power consumption. For VREF=4.5V and fREF=13.56MHz, 
Icharge≤526nA. For the actual design, we chose Icharge=500nA. To 
minimize the temperature impact on the sensor output, VREF and 
Icharge are designed to achieve very small temperature 
coefficient (TC). Temperature-insensitive VREF and Icharge are 
useful as: i) although the implant temperature is expected to be 
stable in general, it may still be subject to small temperature 
variations, such as due to high or low body temperature at 
certain conditions and self-heating of the implant device; ii) an 
implant device is likely to be exposed to high temperature 
cycles during the manufacturing, testing and characterization.  
Fig. 4 shows the reference generator circuit modified from 
[17]. It provides the temperature-insensitive VREF and Icharge. 
The start-up circuits are not shown for simplicity. Q1 and Q2 are 
parasitic BJTs available in most CMOS processes. M1 ~ M4, 
and M5, M6, M10 and M11 are cascode current mirrors which 
suppress the channel-length modulation, making currents in Q1 
and Q2 identical. Both IQ1 and IQ2 show a positive TC and they 









= n, 𝑉𝑇 is the thermal voltage, the size of Q1 is 
H times of Q2. Since 𝑉𝑇 =
𝑘𝑇
𝑞
 where k is the Boltzman Constant, 
T is the temperature and q is the charge of an electron, Iptat has 





where VBE2 is the emitter voltage of Q2. Since VBE2 has a 
negative TC and R3 was implemented by low-TC and high- 
resistivity polysilicon, Ictat has a negative TC. The temperature-
insensitive current is  
 𝐼𝑠𝑡𝑎𝑏𝑙𝑒 = 𝐼𝑝𝑡𝑎𝑡 + 𝐼𝑐𝑡𝑎𝑡 (11) 
Ignoring the TC of resistors as they are implemented by 
polysilicon with extremely low TC, the temperature behavior 
















where R2=R3=M∙R1. For a zero TC, we chose n=1, H=5, 
M=15.25. The temperature-insensitive voltage  
 𝑉𝑅𝐸𝐹 = 𝐼𝑠𝑡𝑎𝑏𝑙𝑒𝑅4 (13) 
Combining (9), (10), (11) and (13), we get 




where R4=LR1. As shown in (11), Istable depends on the exact 
resistance of R1 which is difficult to control. Hence Istable is 
subject to large variations due to process variations. In contrast, 
VREF is independent of R1 and its value is mainly dictated by the 
relative ratios. Hence VREF is subject to transistors and resistors 
mismatches. It is reasonable to assume that a good layout 
practice will be able to confine the 3σ values of Istable and VREF 
within the ±15% and ±5% of the nominal values, respectively. 
Table I lists the corners when CRH, VREF and Icharge are at 
either maximum or minimum values. The two worst-case 
corners lead to the maximum and minimum counter output to 
1.42Ntyp and 0.70Ntyp, respectively. Corners can be 
compensated by the 5-bit trim current in Fig. 4. 
𝐼𝑡𝑟𝑖𝑚 = (𝐷4 × 16 + 𝐷3 × 8 + 𝐷2 × 4 + 𝐷1 × 2 + 𝐷0)𝐼𝐿𝑆𝐵 (15) 
where ILSB is the unity current through M24. By default, D4 ~ D0 
is set to 01101 and the trim current can be either increased or 
decreased for compensating for mismatches and process 
variations. 
There is no need to have a dedicate on-chip clock generator 
for the counter as an accurate clock signal can be easily 



















R1 = 232.4k  
R2 = R3 = 15.25R1
R4 = 5.5R1
Q1 : Q2 = 5:1























M5 : M6 : M7: M8 : M9 = 1:1:10:1:1
M15 : M16 = 30:1
M19 : M20 : M21 : M22 : M23 = 1:16:8:4:2:1







Fig. 4 The reference generator circuit which provides VREF and Icharge. . 
 
TABLE I.  CORNERS 
 CRH VREF Icharge N 
Typical Ctyp Vtyp Ityp Ntyp 
Corner 1 115%×Ctyp 105%×Vtyp 85%×Ityp 1.42Ntyp 
Corner 2 115%×Ctyp 105%×Vtyp 115%×Ityp 1.05Ntyp 
Corner 3 115%×Ctyp 95%×Vtyp 85%×Ityp 1.29Ntyp 
Corner 4 115%×Ctyp 95%×Vtyp 115%×Ityp 0.95Ntyp 
Corner 5 85%×Ctyp 105%×Vtyp 85%×Ityp 1.05Ntyp 
Corner 6 85%×Ctyp 105%×Vtyp 115%×Ityp 0.78Ntyp 
Corner 7 85%×Ctyp 95%×Vtyp 85%×Ityp 0.95Ntyp 
Corner 8 85%×Ctyp 95%×Vtyp 115%×Ityp 0.70Ntyp 
 
link to the implant [18]. In this design, we used fREF=13.56MHz 
as it is the approved medical frequency for wireless implants. 
Switches in Fig. 3 are designed with dummy switches to 
minimize the charge injection.  
IV. SIMULATION RESULT 
The proposed readout circuit was simulated in the Cadence 
ADE environment using XFAB’s 0.6µm CMOS process.  
Fig. 5 shows the temperature performance of Iptat, Ictat, Istable 
and VREF. The maximum TC in the 0 ~ 100oC range for Iptat, Ictat, 
Istable and VREF are 607pA/oC, -625pA/oC, -16.9pA/oC, and -
258µV/oC, respectively. 
Fig. 6 shows the operation of the proposed readout circuit 
when the RH is 30%. It took 196µs to complete the 
measurement phase, which corresponds to a counter output of 
2653.  
Fig. 7(a) shows that large spreads of the sensor output, i.e., 
the count, at various corners. Fig. 7(b) shows the compensated 
counter output which are close to the desirable value (‘Typical’ 
in the figure). 
V. CONCLUSIONS 
We presented a simple readout circuit suitable for integrated 
capacitive RH sensors which tend to suffer from large 
common-mode capacitance, low sensitivity to RH and large 
parasitic capacitance. It does not need a dedicated on-chip 
reference clock for analog to digital conversion as an accurate 
clock can easily be recovered from the carrier which is used for 
sending wireless power and data to the implant.  
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